



**National
Semiconductor**

Bipolar PROMs

DM54S474/DM74S474 4096-Bit (512 × 8)

TRI-STATE® PROM

DM54S475/DM74S475 4096-Bit (512 × 8)

Open-Collector PROM

general description

These Schottky memories are organized in the popular 512 words by 8 bits configuration. Four memory enable inputs are provided to control the output states. When E1 and E2 are low and E3 and E4 are high, the output presents the contents of the selected word.

If E1 or E2 are high, or E3 or E4 are low, it causes all 8 outputs to go to the "OFF" or high impedance state. The memories are available in both open-collector and TRI-STATE versions and are available as ROM's as well as PROM's.


PROM's are shipped from the factory with lows in all locations. A high may be programmed into any selected location by following the programming instructions. Once programmed, it is impossible to go back to a low.

See page 5-36 of the Memory Applications Handbook for detailed programming information.


features

- Advanced titanium-tungsten (Ti-W) fuses
- Schottky-clamped for high speed
 - Address access—65 ns
 - Enable access—35 ns
- PNP inputs reduce input loading
- All dc and ac parameters guaranteed over temperature
- Low voltage TRI-SAFE™ programming
- Board level programming
- ROM mates are DM87S95 and DM87S96

connection diagram




block diagram



Order Number DM54S474J, DM54S475J,
DM74S474J or DM74S475J
See NS Package J24A

Order Number DM74S474N or DM74S475N
See NS Package N24B

logic symbol



absolute maximum ratings (Note 1)

| | |
|--|-----------------|
| Supply Voltage (Note 2) | ~0.5V to +7V |
| Input Voltage (Note 2) | -1.2V to +5.5V |
| Output Voltage (Note 2) | -0.5V to +5.5V |
| Storage Temperature | -65°C to +150°C |
| Lead Temperature (Soldering, 10 seconds) | 300°C |

operating conditions

| | MIN | MAX | UNITS |
|----------------------------------|------|------|-------|
| Supply Voltage (V_{CC}) | | | |
| DM54S474, DM54S475 | 4.5 | 5.5 | V |
| DM74S474, DM74S475 | 4.75 | 5.25 | V |
| Ambient Temperature (T_A) | | | |
| DM54S474, DM54S475 | -65 | +125 | °C |
| DM74S474, DM74S475 | 0 | +70 | °C |
| Logical "0" Input Voltage (Low) | 0 | 0.8 | V |
| Logical "1" Input Voltage (High) | 2.0 | 5.5 | V |

dc electrical characteristics (Note 3)

| PARAMETER | CONDITIONS | DM54S474, DM54S475 | | | DM74S474, DM74S475 | | | UNITS |
|--|---|--|------|------|--------------------|------|------|-------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| I _L | Input Load Current, All Inputs | V _{CC} = Max, V _{IN} = 0.45V | -80 | -250 | -80 | -250 | - | μA |
| I _H | Input Leakage Current, All Inputs | V _{CC} = Max, V _{IN} = 2.7V | - | 25 | - | 25 | - | μA |
| | Input Leakage Current, All Inputs | V _{CC} = Max, V _{IN} = 5.5V | - | 1.0 | - | 1.0 | - | mA |
| I _{OL} | Low Level Output Voltage | V _{CC} = Min, I _{OL} = 16 mA | - | 0.35 | 0.5 | 0.35 | 0.45 | mA |
| I _{IL} | Low Level Input Voltage | - | - | 0.80 | - | 0.80 | - | V |
| I _H | High Level Input Voltage | - | 2.0 | - | 2.0 | - | - | V |
| I _{EX} | Output Leakage Current (Open-Collector Only) (Note 5) | V _{CC} = Max, V _{CEx} = 2.4V | - | 50 | - | 50 | - | μA |
| | | V _{CC} = Max, V _{CEx} = 5.5V | - | 100 | - | 100 | - | μA |
| | Input Clamp Voltage | V _{CC} = Min, I _{IN} = ~18 mA | -0.8 | -1.2 | -0.8 | -1.2 | - | V |
| | Input Capacitance | V _{CC} = 5V, V _{IN} = 2V, T _A = 25°C, 1 MHz | - | 4.0 | - | 4.0 | - | pF |
| | Output Capacitance | V _{CC} = 5V, V _O = 2V, T _A = 25°C, 1 MHz, Output "OFF" | - | 6.0 | - | 6.0 | - | pF |
| | Power Supply Current | V _{CC} = Max, All Inputs Grounded, All Outputs Open | 115 | 170 | 115 | 170 | - | mA |
| STATE PARAMETERS | | | | | | | | |
| Output Short Circuit Current (Note 5) | V _O = 0V, V _{CC} = Max, (Note 4) | -20 | - | -70 | -20 | - | -70 | mA |
| Output Leakage (TRI-STATE) | V _{CC} = Max, V _O = 0.45 to 2.4V Chip Disabled | - | - | ±50 | - | - | ±50 | μA |
| Output Voltage High, (Note 5) | I _{OH} = -2 mA | 2.4 | 3.2 | - | - | - | - | V |
| | I _{OH} = -6.5 mA | - | - | 2.4 | 3.2 | - | - | V |

electrical characteristics (With standard load)

| PARAMETER | CONDITIONS | DM54S474, DM54S475 | | | DM74S474, DM74S475 | | | UNITS |
|----------------------|------------|--------------------|-----|-----|--------------------|-----|-----|-------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Address Access Time | (Figure 1) | - | 40 | 75 | - | 40 | 65 | ns |
| Enable Access Time | (Figure 2) | - | 20 | 40 | - | 20 | 35 | ns |
| Enable Recovery Time | (Figure 2) | - | 20 | 40 | - | 20 | 35 | ns |


absolute maximum ratings are those values beyond which the device may be permanently damaged. They do not mean that the device must be limited at these values.

These limits do not apply during programming. For the programming ratings, refer to the programming instructions.

These limits apply over the entire operating range unless stated otherwise. All typical values are for V_{CC} = 5V and T_A = 25°C.

During I_{SC} measurement, only one output at a time should be grounded. Permanent damage may otherwise result.

To measure V_{OH}, I_{CEx} or I_{SC} on an unprogrammed part, apply 10.5V to both A7 and A2 (pin 1 and pin 6).

standard test load

- Input waveforms are supplied by a pulse generator having the following characteristics: PRR = 1 MHz, Z_{OUT} = 50Ω, t_r ≤ 2.5 ns and t_f ≤ 2.5 ns (between 1.0V and 2.0V).
- t_{AA} is measured with both enable inputs at a steady low level.
- t_{EA} and t_{ER} are measured from the 1.5V on inputs and outputs with all address inputs at a steady level and with the unused enable input at a steady low level.


switching time waveforms

FIGURE 1. Address Access Time








FIGURE 2. Enable Access Time and Recovery Time

typical performance characteristicsTypical Switching Characteristics
as a Function of V_{CC} (T_A = 25°C,
Standard Load)**equivalent circuits**


Equivalent of Each Input



Typical TRI-STATE Output



Typical Open-Collector Output



HM-7640A/41A

512 x 8 PROM

HM-7640A - Open Collector Outputs
HM-7641A - "Three State" Outputs

APRIL 1978

Features

- 50ns MAXIMUM ADDRESS ACCESS TIME
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND FOUR CHIPS ENABLE INPUTS.
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE — ONE PULSE/BIT. ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME — GUARANTEED FOR WORST CASE N^2 SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD
- LOW INPUT LOADING

Description

The HM-7640A/41A are fully decoded high speed Schottky TTL 4096-Bit Field Programmable ROMs in a 512 word by 8 bit/word format and are available in a 24 pin DIP (ceramic or epoxy) and a 24 pin flatpack.


All bits are manufactured storing a logical "1" (positive logic) and can be selectively programmed for a logical "0" in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROM's.

The HM-7640A/41A contain test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametric and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are four chip enable inputs on the HM-7640A/41A where \overline{CE}_1 , and \overline{CE}_2 low and CE_3 and CE_4 high enables the chip.


Functional Diagram




2-35

Pinouts

TOP VIEW - DIP




TOP VIEW - FLATPACK



PIN NAMES

A0 - A8 Address Inputs
O1 - O8 Data Outputs
 \overline{CE}_1 , \overline{CE}_2 , CE_3 , CE_4 Chip Enable Inputs

Logic Symbol



Specifications HM-7640A/41A

ABSOLUTE MAXIMUM RATINGS

| | | | |
|--------------------------------------|---------------|---------------------------------|-----------------|
| Output or Supply Voltage (Operating) | -0.3 to +7.0V | Storage Temperature | -65°C to +150°C |
| Address/Enable Input Voltage | 5.5V | Operating Temperature (Ambient) | -55°C to +125°C |
| Address/Enable Input Current | -20mA | Maximum Junction Temperature | +175°C |
| Output Sink Current | 100mA | | |

CAUTION: Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress only ratings and functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied. (While programming, follow the programming specifications.)

| | |
|--|---|
| D.C. ELECTRICAL CHARACTERISTICS (Operating) | HM-7640A/41A-5 (V _{CC} = 5.0V ± 5%, T _A = 0°C to +75°C) |
| | HM-7640A/41A-2 (V _{CC} = 5.0V ± 10%, T _A = -55°C to +125°C) |
| Typical measurements are at T _A = 25°C, V _{CC} = +5V | |

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS | TEST CONDITIONS |
|------------------|------------------------------|------|-------|-------|-------|--|
| I _H | Address/Enable "1" | — | — | +40 | μA | V _H = V _{CC} Max. |
| I _L | Input Current "0" | — | -50.0 | -250 | μA | V _L = 0.45V |
| V _{IL} | Input Threshold "1" | 2.0 | 1.5 | — | V | V _{CC} = V _{CC} Min. |
| V _{IL} | Voltage "0" | — | 1.5 | 0.8 | V | V _{CC} = V _{CC} Max. |
| V _{OH} | Output "1" | 2.4* | 3.2* | — | V | I _{OH} = -2.0mA, V _{CC} = V _{CC} Min. |
| V _{OL} | "0" | — | 0.35 | 0.45 | V | I _{OL} = +16mA, V _{CC} = V _{CC} Min. |
| I _{OHE} | Output Disable "1" | — | — | +40 | μA | V _{OH} , V _{CC} = V _{CC} Max. |
| I _{OLE} | "0" | — | — | -40* | μA | V _{OL} = 0.3V, V _{CC} = V _{CC} Max. |
| V _{CL} | Input Clamp Voltage | — | — | -1.2 | V | I _{IN} = -18mA |
| I _{OS} | Output Short Circuit Current | -15* | — | -100* | mA | V _{OUT} = 0.0V, One Output at a Time for a Max. of 1 Second |
| I _{CC} | Power Supply Current | — | 125 | 170 | mA | V _{CC} = V _{CC} Max., All Inputs Grounded. |

NOTE: Positive current defined as into device terminals.
*Three State" only

A.C. ELECTRICAL CHARACTERISTICS (Operating)


| SYMBOL | PARAMETER | HM-7640A/41A 5V ±5% 0°C to +75°C | | | HM-7640A/41A 5V ±10% -55°C to +125°C | | | |
|-----------------|-------------------------|--|-----|-----|--|-----|-----|----|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| T _{AA} | Address Access Time | — | 35 | 50 | — | — | 70 | ns |
| T _{EA} | Chip Enable Access Time | — | 30 | 40 | — | — | 50 | ns |

A.C. limits guaranteed for worst case N² sequencing.


CAPACITANCE: T_A = 25°C

| SYMBOL | PARAMETER | MAXIMUM | UNITS | TEST CONDITIONS |
|--------------------------------------|--------------------|---------|-------|---|
| C _{INA} , C _{INCE} | Input Capacitance | 8 | pF | V _{CC} = 5V, V _{IN} = 2.0V, f = 1MHz |
| C _{OUT} | Output Capacitance | 10 | pF | V _{CC} = 5V, V _{OUT} = 2.0V, f = 1MHz |


SWITCHING TIME DEFINITIONS




A.C. TEST LOAD



SWITCHING TIME DEFINITIONS



A.C. TEST LOAD



MARCH 1978

HM-7642A/43A

1K x 4 PROM

A HM-7642A - Open Collector Outputs
HM-7643A - "Three State" Outputs

Features

- 50ns MAXIMUM ADDRESS ACCESS TIME.
- "THREE STATE" OR OPEN COLLECTOR OUTPUTS AND TWO CHIP ENABLE INPUTS
- SIMPLE HIGH SPEED PROGRAMMING PROCEDURE ONE PULSE/BIT.
- ASSURES FAST PROGRAMMING AND SUPERIOR RELIABILITY.
- FAST ACCESS TIME - GUARANTEED FOR WORST CASE N² SEQUENCING OVER COMMERCIAL AND MILITARY TEMPERATURE AND VOLTAGE RANGES.
- INDUSTRY'S HIGHEST PROGRAMMING YIELD.

Description

The HM-7642A/43A are fully decoded high speed Schottky TTL 4096-Bit Field Programmable ROMs in a 1K words by 4 Bit/word format with open collector(HM-7642A) or "Three State" (HM-7643A) outputs. These PROM's are available in an 18-pin DIP (ceramic or epoxy) and an 18-pin flat pack.


All bits are manufactured storing a logical "1" (positive logic) and can be selectively programmed for a logical "0" in any bit position.

Nichrome fuse technology is used on this and all other Harris Bipolar PROMs.

The HM-7642A/43A contains test rows and columns which are in addition to the storage array to assure high programmability and guarantee parametrics and A.C. performance. The fuses in these test rows and columns are blown prior to shipment.

There are two chip enable inputs on the HM-7642A/43A. \overline{CE}_1 and \overline{CE}_2 now enables the chip.


Functional Diagram




2-41

Pinout

TOP VIEW-DIP




TOP VIEW-FLAT PACK




PIN NAMES

| | |
|---------------------------------------|--------------------|
| A ₀ -A ₉ | ADDRESS INPUTS |
| O ₁ -O ₄ | DATA OUTPUTS |
| \overline{CE}_1 , \overline{CE}_2 | CHIP ENABLE INPUTS |

Logic Symbol




SWITCHING TIME DEFINITIONS (Transparent Mode)




NOTE: Strobe input must remain high throughout read cycle while in transparent mode.

SWITCHING TIME DEFINITIONS (Latched Mode)



2

A.C. TEST LOAD



SCHOTTKY[†]
PROM'S





SERIES 54S/74S
PROGRAMMABLE READ-ONLY MEMORIES

- Titanium-Tungsten (Ti-W) Fuse Links for Fast, Low-Voltage, Reliable Programming
- All Schottky-Clamped PROM's Offer:
 - Fast Chip Select to Simplify System Decode
 - Choice of Three-State or Open-Collector Outputs
 - P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Full Decoding and Chip Select Simplify System Design
- Applications Include:
 - Microprogramming/Firmware Loaders
 - Code Converters/Character Generators
 - Translators/Emulators
 - Address Mapping/Look-Up Tables

| TYPE NUMBER (PACKAGES) | BIT SIZE (ORGANIZATION) | OUTPUT CONFIGURATION | TYPICAL PERFORMANCE | |
|------------------------|-------------------------|----------------------|---------------------|-------------------|
| | | | ADDRESS ACCESS TIME | POWER DISSIPATION |
| -55°C to 125°C | 0°C to 70°C | | | |
| SN54S188(J, W) | SN74S188(J, N) | 256 bits | open-collector | 25 ns 400 mW |
| SN54S288(J, W) | SN74S288(J, N) | (32 W x 8 B) | three-state | |
| SN54S287(J, W) | SN74S287(J, N) | 1024 bits | three-state | |
| SN54S387(J, W) | SN74S387(J, N) | (256 W x 4 B) | open-collector | 42 ns 500 mW |
| SN54S470(J) | SN74S470(J, N) | 2048 bits | open-collector | |
| SN54S471(J) | SN74S471(J, N) | (256 W x 8 B) | three-state | 50 ns 550 mW |
| SN54S472(J) | SN74S472(J, N) | 4096 bits | three-state | |
| SN54S473(J) | SN74S473(J, N) | (512 W x 8 B) | open-collector | 55 ns 600 mW |
| SN54S474(J, W) | SN74S474(J, N) | 4096 bits | three-state | |
| SN54S475(J, W) | SN74S475(J, N) | (512 W x 8 B) | open-collector | 55 ns 600 mW |

256 BITS 1024 BITS 2048 BITS 4096 BITS
 2 WORDS BY 8 BITS) (256 WORDS BY 4 BITS) (256 WORDS BY 8 BITS) (512 WORDS BY 8 BITS)
 'S188, 'S288 'S287, 'S387 'S470, 'S471 'S472, 'S473

4096 BITS
 (512 WORDS BY 8 BITS)
 'S474, 'S475



Pin assignments for all of these memories are the same for all packages.

Description

These monolithic TTL programmable read-only memories (PROM's) feature titanium-tungsten (Ti-W) fuse links with each link designed to program with a 100 microsecond pulse. These PROM's offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three state or open-collector outputs, and improved chip-select access times.

The high-complexity 2048- and 4096-bit 20-pin PROM's can be used to significantly improve system density for standard memories as all are offered in dual-in-line packages having pin-row spacings of 0.300 inch.

EMINARY DATA SHEET:
 Supplementary data may be published at a later date.



POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments. U. S. Patent Number 3,463,975.

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

step-by-step programming procedure for the 'S188, 'S287, 'S288, 'S387, 'S470 through 'S475

1. Apply steady-state supply voltage ($V_{CC} = 5\text{ V}$) and address the word to be programmed.
2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
3. If the bit requires programming, disable the outputs by applying a high-logic-level voltage to the chip-select input(s).
4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through $3.9\text{ k}\Omega$ and apply the voltage specified in the table to the output to be programmed. Maximum current out of the programming output is 150 mA. This current flows from the programmer into the PROM output.
5. Step V_{CC} to 10.5 V nominal. Maximum supply current required during programming is 750 mA.
6. Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μs and 1 ms after V_{CC} has reached its 10.5-V level. See programming sequence of Figure 2.
7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
8. Within 1 μs to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
9. The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μs or more after V_{CC} reaches its steady-state value of 5 V.
10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.

NOTE: Only one programming attempt per bit is recommended.




FIGURE 1 – LOAD CIRCUIT




FIGURE 2 – VOLTAGE WAVEFORMS FOR PROGRAMMING

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

description (continued)

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROM's, except the 'S287 and 'S387 are supplied with a low-logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs never having been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.

Active level(s) at the chip-select input(s) enables all of the outputs. An inactive level at any chip-select input causes all outputs to be off.


The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

schematics of inputs and outputs

'S188, 'S287, 'S288, 'S387, 'S470, 'S471,
'S472, 'S473, 'S474, 'S745

'S188, 'S387, 'S470
'S743, 'S745

'S287, 'S288, 'S471,
'S472, 'S474



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| | |
|---------------------------------------|----------------|
| Supply voltage (see Note 1) | 7 V |
| Input voltage | 5.5 V |
| Off-state output voltage | 5.5 V |
| Operating free-air temperature range: | -55°C to 125°C |
| SN54S' Circuits | 0°C to 70°C |
| SN74S' Circuits | -65°C to 150°C |
| Storage temperature range | |

recommended conditions for programming the 'S188, 'S287, 'S288, 'S387, 'S470 through 'S475

| | SNS4S', SN74S' | | | UNIT |
|---|-----------------------------|--------------------------------|------|-------------------------|
| | MIN | NOM | MAX | |
| Supply voltage, V _{CC} (see Note 1) | Steady state | 4.75 | 5 | 5.25 |
| | Program pulse | 10 | 10.5 | 11 [†] |
| Input voltage | High level, V _{IH} | 2.4 | 5 | V |
| | Low level, V _{IL} | 0 | 0.5 | V |
| Termination of all outputs except the one to be programmed | | See load circuit (Figure 1) | | |
| Voltage applied to output to be programmed, V _{O(pr)} (see Note 2) | | 0 | 0.25 | 0.3 |
| Duration of V _{CC} programming pulse Y (see Figure 2 and Note 3) | | 98 | 100 | 10 ³ μ s |
| Programming duty cycle | | 25 | 35 | % |
| Free-air temperature | | 0 | 55 | °C |

[†]Absolute maximum ratings.

NOTES: 1. Voltage values are with respect to network ground terminal. The supply-voltage rating does not apply during programming.

2. The 'S188, 'S288, 'S470, 'S471, 'S472, 'S473, 'S474, and 'S475 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level. The 'S287 and 'S387 are supplied with all bit outputs at a high logic level, and programming a bit changes it to a low logic level.

3. Programming is guaranteed if the pulse applied is 98 μ s in duration.

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

recommended operating conditions

| PARAMETER | 'S287, 'S471 | | | 'S288 | | | 'S472, 'S474 | | | UNIT | |
|--|--------------|------|-----|-------|------|-----|--------------|------|------|------|---|
| | MIN | NOM | MAX | MIN | NOM | MAX | MIN | NOM | MAX | | |
| Supply voltage, V _{CC} | Series 54S | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| | Series 74S | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | |
| High-level output current, I _{OH} | Series 54S | | | -2 | | | -2 | | -2 | mA | |
| | Series 74S | | | -6.5 | | | -6.5 | | -6.5 | | |
| Low-level output current, I _{OL} | | | | 16 | | | 20 | | 12 | mA | |
| | Series 54S | -55 | 125 | -55 | 125 | -55 | 125 | 0 | 70 | | |
| Operating free-air temperature, T _A | Series 54S | 0 | 70 | 0 | 70 | 0 | 70 | 0 | 70 | °C | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS ¹ | SN54S ² | | | SN74S ² | | | UNIT | |
|------------------|---|---|-------------------------|-----|--------------------|------------------|------|------|----|
| | | MIN | TYP ³ | MAX | MIN | TYP ³ | MAX | | |
| V _{IH} | High-level input voltage | | | | 2 | | 2 | V | |
| V _{IL} | Low-level input voltage | | | | | | | | |
| V _{IK} | Input clamp voltage | V _{CC} = MIN, | I _I = -18 mA | | | 0.8 | | 0.8 | V |
| V _{OH} | High-level output voltage | V _{CC} = MIN, | V _{IH} = 2 V, | | | -1.2 | | -1.2 | V |
| V _{OL} | Low-level output voltage | V _{IL} = 0.8 V, | I _{OH} = MAX | | 2.4 | 3.4 | 2.4 | 3.2 | V |
| I _{OZH} | Off-state output current, high-level voltage applied | V _{IL} = 0.8 V, | I _{OL} = MAX | | | 0.5 | | 0.5 | V |
| I _{OZL} | Off-state output current, low-level voltage applied | V _{CC} = MAX, | V _{IH} = 2 V, | | | 50 | | 50 | μA |
| I _I | Input current at maximum input voltage | V _{CC} = MAX, | V _I = 5.5 V | | | -50 | | -50 | μA |
| I _{IH} | High-level input current | V _{CC} = MAX, | V _I = 2.7 V | | | 1 | | 1 | mA |
| I _{IL} | Low-level input current | V _{CC} = MAX, | V _I = 0.5 V | | | 25 | | 25 | μA |
| I _{OS} | Short-circuit output current ⁴ | V _{CC} = MAX | | | -250 | | -250 | μA | |
| I _{CC} | Supply current | V _{CC} = MAX, Chip select(s) at 0 V, Outputs open, See Note 4 | 'S287 | 100 | 135 | 100 | 135 | | mA |
| | | | 'S288 | 80 | 110 | 80 | 110 | | |
| | | | 'S471 | 110 | 155 | 110 | 155 | | |
| | | | 'S472, 'S474 | 120 | 155 | 120 | 155 | | |

switching characteristics over recommended ranges of T_A and V_{CC} (unless otherwise noted)

| TYPE | TEST CONDITIONS | t _{ad} (ns) Access time from address | | t _{a(S)} (ns) Access time from chip select (enable time) | | t _{pXZ} (ns) Disable time from high or low level | | UNIT | |
|--------------------|---|---|------------------|---|-----|---|-----|------|----|
| | | MIN | TYP ³ | MAX | MIN | TYP ³ | MAX | | |
| SN54S287 | | 42 | 75 | | 15 | 40 | 12 | 40 | ns |
| SN74S287 | | 42 | 65 | | 15 | 35 | 12 | 35 | ns |
| SN54S288 | C _L = 30 pF for t _{ad} and t _{a(S)} | 25 | 50 | | 12 | 30 | 8 | 30 | ns |
| SN74S288 | 5 pF for t _{pXZ} : R _L = 300 Ω; | 25 | 40 | | 12 | 25 | 8 | 20 | ns |
| SN54S471 | | 50 | 80 | | 20 | 40 | 15 | 35 | ns |
| SN74S471 | | 50 | 70 | | 20 | 35 | 15 | 30 | ns |
| SN54S472, SN54S474 | See Figure 2, Page 13 | 55 | 85 | | 20 | 45 | 15 | 40 | ns |
| SN74S472, SN74S474 | | 55 | 75 | | 20 | 40 | 15 | 35 | ns |

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at V_{CC} = 5 V, T_A = 25°C.

³Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

⁴An SN54S287 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case-to-free-air, R_{CA}, of not more than 42°C/W.

NOTE 4: The typical values of I_{CC} shown are with all outputs low.



SERIES 54S/74S

recommended operating conditions

| PARAMETER | 'S188 | | | 'S387, 'S470 | | | 'S473, 'S475 | | | UNIT | |
|--|------------|------|-----|--------------|------|-----|--------------|------|-----|------|----|
| | MIN | NOM | MAX | MIN | NOM | MAX | MIN | NOM | MAX | | |
| Supply voltage, V _{CC} | Series 54S | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | 4.5 | 5 | 5.5 | V |
| High-level output voltage, V _{OH} | Series 74S | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | 4.75 | 5 | 5.25 | V |
| Low-level output current, I _{OL} | | | | 5.5 | | | 5.5 | | | 5.5 | V |
| Operating free-air temperature, T _A | Series 54S | -55 | | 125 | -55 | | 125* | -55 | | 125 | mA |
| | Series 74S | 0 | | 70 | 0 | | 70 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS [†] | | MIN | TYP [‡] | MAX | UNIT |
|--|---|--------------------------------------|-----|---------------------------------------|-----|------|
| | V _{IH} | V _{IL} | | | | |
| V _{IH} High-level input voltage | V _{CC} = MIN, | I _I = -18 mA | | 2 | | V |
| V _{IL} Low-level input voltage | V _{CC} = MIN, | V _{OH} = 2.4 V | | 0.8 | | V |
| V _{IK} Input clamp voltage | V _{CC} = 2 V, | V _{OH} = 5.5 V | | -1.2 | | V |
| I _{OH} High-level output current | V _{IL} = 0.8 V | V _{IL} = 0.8 V | | 50 | | μA |
| V _{OL} Low-level output voltage | V _{CC} = MIN, | V _{IH} = 2 V, | | 100 | | μA |
| I _I Input current at maximum input voltage | V _{IL} = 0.8 V, | I _{OL} = MAX | | 0.5 | | V |
| I _{IH} High-level input current | V _{CC} = MAX, | V _I = 5.5 V | | 1 | | mA |
| I _{IL} Low-level input current | V _{CC} = MAX, | V _I = 2.7 V | | 25 | | μA |
| I _{CC} Supply current | V _{CC} = MAX, Chip select(s) at 0 V, Outputs open, See Note 4 | S188 S387 S470 'S473; 'S475 | | 80 100 110 135 110 155 | | mA |

switching characteristics over recommended ranges of T_A and V_{CC} (unless otherwise noted)

| TYPE | TEST CONDITIONS | t _{ad} | | t _{AS} | | t _{PLH} | | UNIT |
|--------------------|---|-----------------|------------------|-----------------|-----|------------------|-----|------|
| | | MIN | TYP [‡] | MAX | MIN | TYP [‡] | MAX | |
| SN54S188 | C _L = 30 pF, R _{L1} = 300 Ω, R _{L2} = 600 Ω, See Figure 1, Page 13 | 25 | 50 | | 12 | 30 | | ns |
| SN74S188 | | 25 | 40 | | 12 | 25 | | ns |
| SN54S387 | | 42 | 75 | | 15 | 40 | | ns |
| SN74S387 | | 42 | 65 | | 15 | 35 | | ns |
| SN54S470 | | 50 | 80 | | 20 | 40 | | ns |
| SN74S470 | | 50 | 70 | | 20 | 35 | | ns |
| SN54S473, SN54S475 | | 55 | 85 | | 20 | 45 | | ns |
| SN74S473, SN74S475 | | 55 | 75 | | 20 | 40 | | ns |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]Typical values are at V_{CC} = 5 V, T_A = 25°C.

SN54S387 in the W package operating at free-air temperatures above 108°C requires a heat sink that provides a thermal resistance from chip-to-free-air, R_{θCA}, of not more than 42°C/W.

NOTE 4: The typical values of I_{CC} shown are with all outputs low.



SN74S478

**SCHOTTKY[†]
PROM'S**

**SERIES 54S/74S
PROGRAMMABLE READ-ONLY MEMORIES**


ES 1 AND 6)

| SECTION | SEE PAGE |
|---------|----------|
| W | 9 |
| W | 9 |
| W | 9 |
| W | 9 |
| W | 16 |

- Titanium-Tungsten (Ti-W) Fuse Links for Fast, Low-Voltage, Reliable Programming
- All Schottky-Clamped PROM's Offer: Fast Chip Select to Simplify System Decode Choice of Three-State or Open-Collector Outputs P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Full Decoding and Chip Select Simplify System Design
- Applications Include: Microprogramming/Firmware Loaders Code Converters/Character Generators Translators/Emulators Address Mapping/Look-Up Tables

| TYPE NUMBER (PACKAGES) | BIT SIZE (ORGANIZATION) | OUTPUT CONFIGURATION | TYPICAL PERFORMANCE | |
|------------------------|-------------------------|----------------------------|---------------------|-------------------|
| | | | ADDRESS ACCESS TIME | POWER DISSIPATION |
| -55°C to 125°C | 0°C to 70°C | | | |
| SN54S188(J, W) | SN74S188(J, N) | 256 bits (32 W x 8 B) | open-collector | 25 ns 400 mW |
| SN54S288(J, W) | SN74S288(J, N) | | three-state | |
| SN54S287(J, W) | SN74S287(J, N) | 1024 bits (256 W x 4 B) | three-state | 42 ns 500 mW |
| SN54S387(J, W) | SN74S387(J, N) | | open-collector | |
| SN54S470(J) | SN74S470(J, N) | 2048 bits (256 W x 8 B) | open-collector | 50 ns 550 mW |
| SN54S471(J) | SN74S471(J, N) | | three-state | |
| SN54S472(J) | SN74S472(J, N) | 4096 bits (512 W x 8 B) | three-state | 55 ns 600 mW |
| SN54S473(J) | SN74S473(J, N) | | open-collector | |
| SN54S474(J, W) | SN74S474(J, N) | 4096 bits (512 W x 8 B) | three-state | 55 ns 600 mW |
| SN54S475(J, W) | SN74S475(J, N) | | open-collector | |

| SECTION | SEE PAGE |
|---------|----------|
| mW | 20 |
| mW | 24 |
| mW | 27 |
| mW | 33 |



Pin assignments for all of these memories are the same for all packages.

description

These monolithic TTL programmable read-only memories (PROM's) feature titanium-tungsten (Ti-W) fuse links with each link designed to program with a 100 microsecond pulse. These PROM's offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three state or open-collector outputs, and improved chip-select access times.

The high-complexity 2048- and 4096-bit 20-pin PROM's can be used to significantly improve system density for fixed memories as all are offered in dual-in-line packages having pin-row spacings of 0.300 inch.

977

PRELIMINARY DATA SHEET:
Supplementary data may be published at a later date.



[†]Integrated Schotcky-Barrier diode-clamped transistor is patented by Texas Instruments. U. S. Patent Number 3,463,975.

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

description (continued)

Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROM's, except the 'S287 and 'S387 are supplied with a low-logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs never having been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content. Active level(s) at the chip-select input(s) enables all of the outputs. An inactive level at any chip-select input causes all outputs to be off.


The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

schematics of inputs and outputs

'S188, 'S287, 'S288, 'S387, 'S470, 'S471,
'S472, 'S473, 'S474, 'S476

'S188, 'S387, 'S470
'S743, 'S475

'S287, 'S288, 'S471,
'S472, 'S474



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| | |
|---------------------------------------|----------------|
| Supply voltage (see Note 1) | 7 V |
| Input voltage | 5.5 V |
| Off-state output voltage | 5.5 V |
| Operating free-air temperature range: | -55°C to 125°C |
| SN54S' Circuits | 0°C to 70°C |
| SN74S' Circuits | -65°C to 150°C |
| Storage temperature range | |

recommended conditions for programming the 'S188, 'S287, 'S288, 'S387, 'S470 through 'S475

| | SN54S', SN74S' | | | UNIT |
|---|----------------|------|------|------|
| | MIN | NOM | MAX | |
| Supply voltage, V _{CC} (see Note 1) | 4.75 | 5 | 5.25 | V |
| Input voltage | 10 | 10.5 | 11 | |
| Termination of all outputs except the one to be programmed | 2.4 | 5 | | V |
| Voltage applied to output to be programmed, V _{O(pr)} (see Note 2) | 0 | 0.25 | 0.3 | V |
| Duration of V _{CC} programming pulse Y (see Figure 2 and Note 3) | 98 | 100 | 103 | μs |
| Programming duty cycle | 25 | 35 | % | |
| Free-air temperature | 0 | 55 | °C | |

[†]Absolute maximum ratings.

NOTES: 1. Voltage values are with respect to network ground terminal. The supply-voltage rating does not apply during programming.
2. The 'S188, 'S288, 'S470, 'S471, 'S472, 'S473, 'S474, and 'S475 are supplied with all bit locations containing a low logic level; and programming a bit changes the output of the bit to high logic level. The 'S287 and 'S387 are supplied with all bit outputs at a high logic level, and programming a bit changes it to a low logic level.
3. Programming is guaranteed if the pulse applied is 98 μs in duration.

step-by-step
1. /
2. /
3. /
4. /
5. /
6. /
7. /
8. /
9. /
10. /

NOTE: 0

SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES


The programming procedure
input condition stored at each
stored logic level at selected
permanently programmed.
t level. Operation of the unit

Y chip-select input causes all

a totem-pole output; it can
be TTL totem-pole output.
issive pull-up.

'S288, 'S471,
'S472, 'S474

TYPICAL OF
OUTPUTS



Notes)

..... 7 V
..... 5.5 V
..... 5.5 V
-55°C to 125°C
0°C to 70°C
-65°C to 150°C

High 'S475


| SN54S', SN74S' | | | UNIT |
|--------------------------------|------|------|------|
| IN | NOM | MAX | |
| 75 | 5 | 5.25 | V |
| 10 | 10.5 | 11 | |
| .4 | 5 | | V |
| 0 | 0.5 | | |
| See load circuit (Figure 1) | | | |
| 0 | 0.25 | 0.3 | V |
| 8 | 100 | 103 | μs |
| | 25 | 35 | % |
| J | 55 | | °C |

During programming,
apply a low logic level, and
all bit outputs at a high

step-by-step programming procedure for the 'S188, 'S287, 'S288, 'S387, 'S470 through 'S475

1. Apply steady-state supply voltage ($V_{CC} = 5$ V) and address the word to be programmed.
2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
3. If the bit requires programming, disable the outputs by applying a high-logic-level voltage to the chip-select input(s).
4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through $3.9k\Omega$ and apply the voltage specified in the table to the output to be programmed. Maximum current out of the programming output is 150 mA. This current flows from the programmer into the PROM output.
5. Step V_{CC} to 10.5 V nominal. Maximum supply current required during programming is 750 mA.
6. Apply a low-logic-level voltage to the chip-select input(s). This should occur between 1 μs and 1 ms after V_{CC} has reached its 10.5-V level. See programming sequence of Figure 2.
7. After the X pulse time is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
8. Within 1 μs to 1 ms after the chip-select input(s) reach a high logic level, V_{CC} should be stepped down to 5 V at which level verification can be accomplished.
9. The chip-select input(s) may be taken to a low logic level (to permit program verification) 1 μs or more after V_{CC} reaches its steady-state value of 5 V.
10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.

NOTE: Only one programming attempt per bit is recommended.



LOAD CIRCUIT FOR EACH OUTPUT
NOT BEING PROGRAMMED OR FOR
PROGRAM VERIFICATION

FIGURE 1 - LOAD CIRCUIT




FIGURE 2 - VOLTAGE WAVEFORMS FOR PROGRAMMING

Bipolar PROM Cross Reference Guide

| SIZE AND ORGANIZATION | OUTPUT | NATIONAL | | AMD | FAIRCHILD | HARRIS | INTEL | INTERSIL | M.M.I. | SIGNETICS | T.I. |
|----------------------------------|--------|--------------------|--------------------|-----------------|-----------------------|----------------------|--------|-----------|-----------|-----------------|------------------------------------|
| | | MIL/COM | M = MIL C = COM | | | | | | | | |
| 256-Bit (32 x 8) 16-Pin | OC | DM54S188/DM74S188 | AM27S08 | | | HM1-7602 HM1-8256 | | IM5600 | 5330/6330 | 8223 82S23 | SN54188A/74188A SN54S188/74S188 |
| | TS | DM54S288/DM74S288 | AM27S09 | | | HM1-7603 | | IM5610 | 5331/6331 | 82S123 | SN54S288/74S288 |
| 1024-Bit (256 x 4) 16-Pin | OC | DM54S387/DM74S387 | AM27S10 | 93417 93416 | HM1-7610 HM1-1024A | 3601-1 3601 | IM5603 | 5300/6300 | 82S126 | SN54S387/74S387 | |
| | TS | DM54S287/DM74S287 | AM27S11 | 193427 93426 | HM1-7611 HM1-1024 | 3621 | IM5623 | 5301/6301 | 82S129 | SN54S287/74S287 | |
| 2048-Bit (512 x 4) 16-Pin | OC | DM54S570/DM74S570 | | 93436 | HM1-7620 | 3602 | IM5604 | 5305/6305 | 82S130 | | |
| | TS | DM54S571/DM74S571 | | 93446 | HM1-7621 | 3622 | IM5624 | 5306/6306 | 82S131 | | |
| 4096-Bit (512 x 8) 24-Pin | OC | DM54S475/DM74S475 | | 93438 | HM1-7640 | 3604 | IM5605 | 5340/6340 | 82S140 | SN54S475/74S475 | |
| | TS | DM54S474/DM74S474 | | 93448 | HM1-7641 | 3624 | IM5625 | 5341/6341 | 82S141 | SN54S474/74S474 | |
| 4096-Bit (512 x 8) 20-Pin | OC | DM54S473/DM74S473 | | | | | | 5348/6348 | | SN54S473/74S473 | |
| | TS | DM54S472/DM74S472 | | | | | | 5349/6349 | | SN54S472/74S472 | |
| 4096-Bit (1024 x 4) 16-Pin | OC | DM54S572/DM74S572* | | 93452 | HM1-7642 | 3605 | | 5352/6352 | 82S136 | | |
| | TS | DM54S573/DM74S573* | | 93453 | HM1-7643 | 3625 | | 5353/6353 | 82S137 | | |

Note: All manufacturer's PROMs program differently.

*Future products

| TOTAL BITS | PART NUMBER | | ORGANIZATION | NUMBER OF PINS | TEMPERATURE RANGE | MAXIMUM ADDRESS ACCESS (t _{AA}) | MAXIMUM SUPPLY CURRENT (I _{CC}) |
|------------|-------------|----------|--------------|----------------|---------------------------------|---|---|
| | PROM | ROM | | | | | |
| 256 | DM54S188 | | 32 x 8 OC | 16 | -55°C to +125°C 0°C to +70°C | 45 35 | 110 110 |
| | DM74S188 | | 32 x 8 OC | 16 | -55°C to +125°C 0°C to +70°C | 45 35 | 110 110 |
| | DM54S288 | | 32 x 8 TS | 16 | -55°C to +125°C 0°C to +70°C | 50 45 | 130 130 |
| | DM74S288 | | 32 x 8 TS | 16 | -55°C to +125°C 0°C to +70°C | 50 45 | 130 130 |
| 1024 | DM54S387 | DM54S187 | 256 x 4 OC | 16 | -55°C to +125°C 0°C to +70°C | 60 50 | 130 130 |
| | DM74S387 | DM74S187 | 256 x 4 OC | 16 | -55°C to +125°C 0°C to +70°C | 60 50 | 130 130 |
| | DM54S287 | DM75S97 | 256 x 4 TS | 16 | -55°C to +125°C 0°C to +70°C | 60 50 | 130 130 |
| | DM74S287 | DM85S97 | 256 x 4 TS | 16 | -55°C to +125°C 0°C to +70°C | 60 50 | 130 130 |
| 2048 | DM54S570 | DM54S270 | 512 x 4 OC | 16 | -55°C to +125°C 0°C to +70°C | 65 55 | 130 130 |
| | DM74S570 | DM74S270 | 512 x 4 OC | 16 | -55°C to +125°C 0°C to +70°C | 65 55 | 130 130 |
| | DM54S571 | DM54S370 | 512 x 4 TS | 16 | -55°C to +125°C 0°C to +70°C | 65 55 | 130 130 |
| | DM74S571 | DM74S370 | 512 x 4 TS | 16 | -55°C to +125°C 0°C to +70°C | 65 55 | 130 130 |
| 4096 | DM54S572 | | 1k x 4 OC | 18 | -55°C to +125°C 0°C to +70°C | 75 60 | 140 140 |
| | DM74S572 | | 1k x 4 OC | 18 | -55°C to +125°C 0°C to +70°C | 75 60 | 140 140 |
| | DM54S573 | | 1k x 4 TS | 18 | -55°C to +125°C 0°C to +70°C | 75 60 | 140 140 |
| | DM74S573 | | 1k x 4 TS | 18 | -55°C to +125°C 0°C to +70°C | 75 60 | 140 140 |
| 4096 | DM54S475 | DM77S95 | 512 x 8 OC | 24 | -55°C to +125°C 0°C to +70°C | 75 65 | 170 170 |
| | DM74S475 | DM87S95 | 512 x 8 OC | 24 | -55°C to +125°C 0°C to +70°C | 75 65 | 170 170 |
| | DM54S474 | DM77S96 | 512 x 8 TS | 24 | -55°C to +125°C 0°C to +70°C | 75 65 | 170 170 |
| | DM74S474 | DM87S96 | 512 x 8 TS | 24 | -55°C to +125°C 0°C to +70°C | 75 65 | 170 170 |
| 8192 | | DM75S29 | 1k x 8 OC | 24 | -55°C to +125°C 0°C to +70°C | 90 70 | 160 160 |
| | | DM85S29 | 1k x 8 OC | 24 | -55°C to +125°C 0°C to +70°C | 90 70 | 160 160 |
| | | DM75S28 | 1k x 8 TS | 24 | -55°C to +125°C 0°C to +70°C | 90 70 | 160 160 |

- New, Expanded Family of Standard, Low Power, Power Down, And Registered PROMs
- Titanium-Tungsten (Ti-W) Fuse Links for Reliable Low-Voltage Full-Family-Competible Programming
- Full Decoding And Fast Chip Select Simplify System Design
- P-N-P Inputs for Reduced Loading On System Buffers/Drivers
- Each PROM Supplied With a High Logic Level Stored At Each Bit Location
- Applications Include:
Microprogramming/Firmware Loaders
Code Converters/Character Generators
Translators/Emulators
Address Mapping/Look-Up Tables

STANDARD PROMS

| TYPE NUMBER | NEW TYPE NUMBER | OLD TYPE NUMBER | OUTPUT CONFIGURATION [‡] | BIT SIZE (ORGANIZATION) | TYPICAL PERFORMANCE | | |
|-------------------------------|------------------|-----------------|-----------------------------------|-----------------------------|---------------------|-------------------|--------|
| | | | | | ACCESS TIMES | POWER DISSIPATION | |
| | | | | | ADDRESS | SELECT | |
| TBP24810 (J, N) [§] | | | ▽ | 1024 Bits (256W X 4B) | 36 ns | 20 ns | 375 mW |
| TBP248A10 (J, N) [‡] | | | ◇ | 4096 Bits (512W X 8B) | 36 ns | 15 ns | 500 mW |
| TBP28842 (J, N) [‡] | | | ▽ | 4096 Bits (1024W X 8B) | 40 ns | 20 ns | 475 mW |
| TBP28843 (J, N) [‡] | | | ▽ | 8192 Bits (2048W X 8B) | 45 ns | 20 ns | 625 mW |
| TBP24841 (J, N) [¶] | SN748476 (J, N) | | ▽ | 4096 Bits (1024W X 4B) | 45 ns | 20 ns | 475 mW |
| TBP248A41 (J, N) [¶] | SN748477 (J, N) | | ◇ | 8192 Bits (2048W X 4B) | 45 ns | 20 ns | 625 mW |
| TBP24881 (J, N) | SN748478 (J, N) | | ▽ | 8192 Bits (1024W X 8B) | 45 ns | 20 ns | 625 mW |
| TBP248A81 (J, N) | SN748479 (J, N) | | ◇ | 16,384 Bits (2048W X 8B) | 36 ns | 15 ns | 850 mW |
| TBP28880 (J, N) | SN7482708 (J, N) | | ▽ | 16,384 Bits (2048W X 8B) | 36 ns | 15 ns | 850 mW |
| TBP288108 (J, N) [‡] | | | ▽ | 16,384 Bits (2048W X 8B) | 36 ns | 15 ns | 850 mW |

LOW POWER PROMS

| TYPE NUMBER | NEW TYPE NUMBER | OLD TYPE NUMBER | OUTPUT CONFIGURATION [‡] | BIT SIZE (ORGANIZATION) | TYPICAL PERFORMANCE | | |
|-------------------------------|------------------|-----------------|-----------------------------------|-----------------------------|---------------------|-------------------|--------|
| | | | | | ACCESS TIMES | POWER DISSIPATION | |
| | | | | | ADDRESS | SELECT | |
| TBP28L22 (J, N) [‡] | | | ▽ | 3048 Bits (256W X 8B) | 45 ns | 35 ns | 300 mW |
| TBP28L42 (J, N) [‡] | | | ▽ | 4096 Bits (512W X 8B) | 50 ns | 30 ns | 250 mW |
| TBP28L45 (J, N) [‡] | | | ▽ | 8192 Bits (1024W X 8B) | 50 ns | 35 ns | 350 mW |
| TBP28L88 (J, N) [¶] | SN74LS478 (J, N) | | ▽ | 8192 Bits (1024W X 8B) | 55 ns | 30 ns | 275 mW |
| TBP28L85 (J, N) [‡] | | | ▽ | 16,384 Bits (2048W X 8B) | 55 ns | 30 ns | 250 mW |
| TBP28L108 (J, N) [‡] | | | ▽ | 16,384 Bits (2048W X 8B) | 55 ns | 30 ns | 250 mW |

[†] NOTE - Electrical parameters for these devices are design goals only.[‡] NOTE - These devices available as full-temperature-range and as high-req processed devices (use suffix MJ or NJ).

◊ = open collector. ▽ = three state.

TEXAS INSTRUMENTS

[†]Integrated Schottky-Barrier diode-clamped transistor is patented by Texas Instruments. U.S. Patent Number 3,443,875.

5-13

24 AND 28 BOARD, LOW-POWER, POWER-DOWN, REGISTERED PROGRAMMABLE READ-ONLY MEMORIES

STANDARD, LOW-POWER, POWER-DOWN, REGISTERED PROGRAMMABLE READ-ONLY MEMORIES

POWER DOWN PROMS

| TYPE NUMBER | OLD TYPE NUMBER | OUTPUT CONFIGURATION ¹ | BIT SIZE (ORGANIZATION) | ACCESS TIME | POWER |
|-------------------------|-----------------|--------------------------------------|-----------------------------|-------------|-----------|
| NEW TYPE NUMBER | OLD TYPE NUMBER | ADDRESS SELECT | DISSIPATION | | |
| TOP28042 (L,M)† | | △ | 4096 Bits (512W x 8B) | 35 ns | 600/60 mW |
| TOP28045 (L,M)† | | △ | 6211 Bits (11024W x 8B) | 35 ns | 600/60 mW |
| TOP2814 (L,M)† | | △ | 16,384 Bits (2048W x 8B) | 35 ns | 500/75 mW |
| REGISTERED PROMS | | | | | |
| TOP 28044 L,M‡ | | △ | 4096 Bits (512W x 8B) | 35 ns | 500 mW |
| TOP 28045 L,M‡ | | △ | 6211 Bits (11024W x 8B) | 35 ns | 600 mW |
| TOP 28145 L,M‡ | | △ | 16,384 Bits (2048W x 8B) | 35 ns | 600 mW |

¹ Internal connections for this device are shown below only.


The new 24 and 28 Series of monolithic TTL programmable read-only memories (PROMs) feature an expanded selection of standard, low-power, power-down, and registered PROMs. This expanded PROM family provides the system designer with considerable flexibility in upgrading existing designs or optimizing new designs. Featuring proven titanium-tungsten (Ti-W) bus links with low-current MOS-compatible pin-p input, all family members utilize a common programming technique designed to program such link with a 100-microsecond pulse.

The new 4096-bit and 6142-bit PROMs are offered in 24-pin 300-mil-wide packages, greatly improving system density per large PROM array. For systems requiring even higher levels of complexity and density, the 16,384-bit PROMs provide twice the bit density of the 8192-bit PROMs in 24-pin 300-mil-wide packages. All PROMs are supplied with a logic-high output level stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverse the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit cannot be programmed. Outputs that have never been altered may later be programmed to supply the memory outputs.

Active level(s) at the chip-select inputs (L or E) enables all of the outputs. An inactive level at any chip-select input enables all outputs to be off. On power-down PROMs, active level(s) at the chip-select inputs (E or L) power up the device and enables all of the outputs. An inactive level at any chip-select input causes all the outputs to be off and the PROM to be in a reduced-power standby mode.

The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus connected to other similar outputs, yet it retains the fast rise time characteristics of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up connection.

PIN ASSIGNMENTS (TOP VIEWS)



NC = No internal connection

* For those pins having dual designations, the designation to the right of the symbol (I) applies only to the type number(s) immediately following by an asterisk (*).

24 AND 28 STANDARD, LOW-POWER, POWER-DOWN, REGISTERED PROGRAMMABLE READ-ONLY MEMORIES

24 AND 28 STANDARD, LOW-POWER, POWER-DOWN, REGISTERED, PROGRAMMABLE READ-ONLY MEMORIES

Standard PROMs

The standard PROM members of Series 24 and 28 offer the highest performance for applications requiring the uncomplicated speed of Schotky technology. The fast chip-select access time allow additional decoding delays to occur.

Low-power PROMs

To upgrade systems utilizing MOS EPROMs or MOS PROMs, the low-power PROM family offers the increased output drive and speed performance of bipolar technology and the reduced power dissipation necessary to implement effective logic. Additionally, low-power PROMs offer substantially reduced power dissipation over standard PROMs with minimal speed penalty.

Power-down PROMs


For power-sensitive systems requiring the speed performance of the standard PROM members as well as reduced system power dissipation, the power-down PROM members allow a 75% or better reduction in power dissipation when disabled while providing standard PROM speed performance when enabled. The enable (power-down) and power-up functions are implemented to occur with the outputs at a high-impedance state. This enables (power-up) function provides adequate performance to allow power-up to occur during the normal read access time (including any degradation in memory speed performance).

Registered PROMs


For microprogrammed pipelined systems the Series 24 and 28 registered PROM members offer the system designer reduced package count and improved system performance by incorporating the pipeline register onto the PROM chip. Available in 4096-bit, 8192-bit and 16,384-bit densities, all registered PROMs are provided with synchronous and asynchronous output controls (G and G₁) allowing maximum flexibility in data bus control.

When power is first applied, the edge-triggered latch for the synchronous output control is cleared, and the Q outputs are placed in a high-impedance state. To read data, the address is set up, the synchronous output enable, Q_{SYNC}, is taken high, and a low-to-high transition on the clock (C) input causes the selected data to be stored in the registers. That same transition causes the outputs to be enabled if asynchronous output enable G is low. At this time the address may be changed and a new word selected without affecting the register contents. If the synchronous output enable is low at the time of a low-to-high clock transition, the outputs will be disabled to the high-impedance state. They may be disabled at any time by taking control enable G high.


schematics of inputs and outputs




**LOW-POWER PROMS
ALL OTHERS**
Programming circuit not shown



**LOW-POWER PROMS
ALL OTHERS**
Programming circuit not shown



**LOW-POWER PROMS
ALL OTHERS**
Programming circuit not shown



**LOW-POWER PROMS
20 KΩ NOM
8 KΩ NOM**
Programming circuit not shown

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| | |
|---|----------------|
| Supply voltage (see Note 1) | 7 V |
| Input voltage | 6.5 V |
| Chip-select peak input voltage (S, S ₁ , S ₂) (see Note 2) | 11 V |
| Off-state output voltage | 6.5 V |
| Off-state peak output voltage (see Note 2) | 17.25 V |
| Operating free-air temperature range: Full-temperature-range circuits (M _J) | -55°C to 125°C |
| Commercial-temperature-range circuits (J, N) | 0°C to 70°C |
| Storage temperature range | -45°C to 160°C |

- NOTES 1. Voltage values are with respect to network ground terminal.
2. These ratings apply only under the conditions described in the programming procedure.

**SERIES 24 AND 28
STANDARD PROGRAMMABLE READ-ONLY MEMORIES
WITH OPEN-COLLECTOR OUTPUTS**

卷之三

| PARAMETERS | TOP2000A1 | | | | TOP2000A1, TOP2000A1 | | | | LIMIT |
|---|-----------|-----|------|------|----------------------|------|------|-----|-------|
| | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| Supply voltage, V _{CC} | 1.6 | 6 | 0.6 | 4.8 | 0 | 5.5 | 4.5 | 5 | 5.5 |
| I _{IN} | 0.76 | 6 | 0.76 | 4.76 | 0 | 5.26 | 4.76 | 5 | 6.26 |
| Output current, I _{OUT} | 1.6 | 6 | 0.6 | 4.8 | 0 | 5.5 | 4.5 | 5 | 5.5 |
| Output current setting, I _{OUTS} | 1.6 | 6 | 0.6 | 4.8 | 0 | 5.5 | 4.5 | 5 | 5.5 |
| Output current limit, I _{OL} | 1.6 | 6 | 0.6 | 4.8 | 0 | 5.5 | 4.5 | 5 | 5.5 |
| Operating frequence range | 1.6 | 6 | 0 | 70 | 0 | 70 | 0 | 70 | 70 |

Over recent years, operating from a temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS ¹ | TOP250A01 | | | | TOP250A01 | | | |
|---------------------------|--|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |
| High-level input voltage | | 2 | 2 | 2 | 2 | 2 | 2 | 2 | 2 |
| Low-level Input voltage | | -0.4 | 0.4 | -0.4 | 0.4 | -0.4 | 0.4 | -0.4 | 0.4 |
| Input driving voltage | V _{CC} = MIN, I _I = -10 mA | -1.2 | -1.2 | -1.2 | -1.2 | -1.2 | -1.2 | -1.2 | -1.2 |
| High-level output current | V _{CC} = MIN, V _H = 2 V, | 60 | 60 | 60 | 60 | 60 | 60 | 60 | 60 |
| | V _L = 0.8 V | VO = 0.8 V | VO = 0.8 V | VO = 0.8 V | VO = 0.8 V | VO = 0.8 V | VO = 0.8 V | VO = 0.8 V | VO = 0.8 V |
| Low-level output voltage | V _{CC} = MIN, V _H = 2 V, | 100 | 100 | 100 | 100 | 100 | 100 | 100 | 100 |
| | V _L = 0.8 V | I _O |
| Input current at minimum | V _{CC} = 0.8 V, I _O = MAX | -1.4 | -1.4 | -1.4 | -1.4 | -1.4 | -1.4 | -1.4 | -1.4 |
| Input voltage | V _{CC} = MAX, V _I = 0.8 V | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| High-level Input current | V _{CC} = MAX, V _I = 2.1 V | 25 | 25 | 25 | 25 | 25 | 25 | 25 | 25 |
| Low-level Input current | V _{CC} = MAX, V _I = 0.8 V | -250 | -250 | -250 | -250 | -250 | -250 | -250 | -250 |
| Saturation current | V _{CC} = MAX | (A) |
| V _{CC} | | -1.4 | 1.4 | -1.4 | 1.4 | -1.4 | 1.4 | -1.4 | 1.4 |

Good reporting range of V_A and V_{CC} (unless otherwise noted)

selected parameters for these devices are design goals only.

3

TEXAS INST.

Recommended operating conditions

**SERIES 24 AND 28
STANDARD PROGRAMMABLE READ-ONLY MEMORIES
WITH 3-STATE OUTPUTS**

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS ^a | TOP2481 ^b | | | TOP2484 ^b | | | UNIT | |
|------------------|---|----------------------|------------------|------|----------------------|------------------|------|------|----|
| | | MIN | Typ ^c | MAX | MIN | Typ ^c | MAX | | |
| V _{IH} | High-level input voltage | 2 | 2 | 2 | 2 | 2 | 2 | V | |
| V _{IL} | Low-level input voltage | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | 0.8 | V | |
| V _{IK} | Input clamp voltage | -1.2 | -1.2 | -1.2 | -1.2 | -1.2 | -1.2 | V | |
| V _{OH} | High-level output voltage | 2.4 | 3.1 | 2.4 | 3.1 | 2.4 | 3.1 | V | |
| V _{OL} | Low-level output voltage | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | 0.5 | V | |
| I _{O2I} | Off-state output current, high-level voltage applied | 50 | 50 | 50 | 50 | 50 | 50 | mA | |
| I _{O2L} | Off-state output current, low-level voltage applied | -50 | -50 | -50 | -50 | -50 | -50 | mA | |
| I _I | Input current at maximum input voltage | 1 | 1 | 1 | 1 | 1 | 1 | mA | |
| I _{IH} | High-level input current | 2.7 | 2.7 | 2.7 | 2.6 | 2.6 | 2.6 | mA | |
| I _{IL} | Low-level input current | -2.6 | -2.6 | -2.6 | -2.6 | -2.6 | -2.6 | mA | |
| I _{O8} | Short-circuit output current ^d | N/A | -16 | -16 | -16 | -16 | -16 | mA | |
| I _{CC} | Supply current | J _N | -20 | -10 | -20 | -10 | -20 | -10 | mA |
| | | N/J | | | | | | | |
| | | J _N | | | | | | | |
| | | J _N | | | | | | | |

If for conditions shown as MIN or MAX, use the appropriate value specifying under recommended operating conditions
 All typical values are at V_{CC} = 5 V, T_A = 25°C.
 Note: more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.

| TYPE | TEST CONDITIONS | 4(A) | | | 4(B) | | | 4(C) | | | 4(D) | | |
|-----------|---|---------------------------------|---------------------------------|---------------------------------|------|-----|-----|------|-----|-----|------|-----|-----|
| | | Actual Line from Solder-Join | Actual Line from Solder-Join | Actual Line from Solder-Join | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |
| TBP24510* | MJ J, N C _L = 30 pF | 35 | 35 | 35 | 20 | 35 | 35 | 15 | 25 | 35 | 15 | 25 | 35 |
| TBP24581 | for 4(A) RL = 300 Ω, and 4(S), See Page 1-14 | 45 | 70 | 70 | 40 | 40 | 40 | 20 | 40 | 40 | 20 | 40 | 40 |
| TBP24541 | MJ J, N C _L = 5 pF | 40 | 60 | 60 | 20 | 30 | 30 | 20 | 30 | 30 | 20 | 30 | 30 |
| TBP24586 | for 4(B) | 45 | 70 | 70 | 40 | 40 | 40 | 20 | 40 | 40 | 20 | 40 | 40 |
| TBP24587 | for 4(C) | 45 | 70 | 70 | 40 | 40 | 40 | 20 | 40 | 40 | 20 | 40 | 40 |

Both the *lute* and *guitar* have been mentioned above, and the *mandolin* will be mentioned again.

Major redesigns full-temperature-range circuit (formerly 60 family), I and II designs same as last temperature range circuits (formerly 74 family).

TEXAS INSTRUMENTS

SERIES 24 AND 28 PROGRAMMABLE READ-ONLY MEMORIES

SERIES 24 AND 28 PROGRAMMABLE READ-ONLY MEMORIES

Recommended conditions for programming

| PARAMETER | MIN | TYP | MAX | UNIT |
|---|-------|------|-------|------|
| Supply voltage during VCC | 4.5 | 6 | 8.5 | V |
| Address input voltage | 2.4 | 5 | 6 | V |
| E _S and E _I input voltage (where appropriate) | 0 | 0.5 | 6 | V |
| Voltage at all outputs except the one to be programmed | 2.4 | 5 | 6 | V |
| Supply voltage programming pulse (see Figure 2) | 0 | 0.5 | 6 | V |
| Supply voltage verify pulse (see Figure 2) | 0.75 | (6) | 6.25 | V |
| Pulse width, t _p | 1000 | 2000 | μs | |
| Duty cycle | 25 | 36 | % | |
| Supply or enable programming pulse (see Figure 2) | 0.75 | (9) | 11 | V |
| V _{IL} | 16.71 | (17) | 17.25 | V |
| Voltage, V _{clatch} | 10 | 15 | mA | |
| Pulse width, t _p | 100 | 1000 | μs | |
| V _{IL} | 0 | 0.5 | V | |
| Programmed PROM verify pulse width | 20 | 50 | μs | |
| Program temperature, T _A | 0 | 55 | -C | |

Step-by-step programming instructions (see Figure 2)

1. Address the word to be programmed, apply 5V ± 10% to VCC and active levels to all chip select (S and S̄) or chip enable (E and Ē) inputs.
2. Verify the status of a bit location by checking the output level. For registered PROMs a clock must be applied to the clatch pin to verify the output level.
3. Increase VCC to VCC(1) with a minimum current capability of 200 milliamperes.
4. Apply V_{clatch} to all the S, E or G inputs, I_G ≤ 15 mA.
5. Connect all outputs, except the one to be programmed, to a logic low level (0 < V_{IL} ≤ 0.5 V). Only one bit is programmed at a time.
6. Apply the output programming pulse for at least 98 microseconds. Minimum current capability of the programming supply should be 200 milliamperes.
7. After terminating the output pulse, disconnect all outputs from V_{IL} conditions.
8. Reduce the voltage at S̄, Ē or G inputs to V_{IL}.
9. Reduce VCC to steady-state voltage and verify output state. Note that for registered PROMs, a clock must be applied to the clatch input pin to verify output status.
10. Repeat steps 3 through 8 for each bit location that requires programming.
11. Verify accurate programming of every word after all words have been programmed using VCC values of 4.5 and 6.5 volts. Note that registered PROMs must be clocked to verify the output condition.




FIGURE 2 - TIMING DIAGRAM AND VOLTAGE WAVEFORMS FOR PROGRAMMING SEQUENCE

NOTE: The output to be programmed may be forced to zero volts after the transition to V_{O(L)} at the S input has begun.